The rapid increase in IC design complexity and wide-spread use of intellectual-property (IP) blocks have made the so-called mixed-size placement a very important topic in recent years. Although several algorithms have been proposed for mixed-sized placements, most of them primarily focus on the global placement aspect. In this paper we propose a three-step approach, named XDP, for mixed-size detailed placement. First, a combination of constraint graph and linear programming is used to legalize macros. Then, an enhanced greedy method is used to legalize the standard cells. Finally, a sliding-window-based cell swapping is applied to further reduce wirelength. The impact of individual techniques is analyzed and quantified. Experiments show that when applied to the set of global placement results generated by APlace [1], XDP can produce wirelength comparable to the native detailed placement of APlace, and 3% shorter wirelength compared to Fengshui 5.0 [2]. When applied to the set of global placements generated by mPL6 [3], XDP is the only detailed placement that successfully produces legal placement for all the examples, while APlace and Fengshui fail for 4=9 and 1=3 of the examples. For cases where legal placements can be compared, the wirelength produced by XDP is shorter by 3% on average compared to APlace and Fengshui. Furthermore, XDP displays a higher robustness than the other tools by covering a broader spectrum of examples by different global placement tools.
I. INTRODUCTION
Placement is a critical step in VLSI circuit design because it determines the interconnect more than any other step in physical design. The rapid increase in IC design complexity, and the wide-spread use of intellectual-property (IP) blocks have made the so-called mixed-size placement a very important topic in recent years.
Formally, mixed-size placement solves the following problem: Given a rectangular region R and a netlist N, place standard cells and macros within the region without overlap. The optimization objective can be the minimization of total halfperimeter wirelength, routed wirelength, performance, power, etc.
A number of algorithms have been proposed for mixed-size placement, and they can be divided into two classes. The first class of algorithms removes the overlap between placeable objects during global placement, leaving detailed placement with only the task of further wirelength reduction. In this class is a two-pass approach that combines a recursive mincut-based placer, Capo, and a fixed-outline floorplanner, Parquet [4] . Macros are first shredded into pieces and placed by the standard cell placer. The locations of macros are subse-quently derived by reassembling the component pieces, and residual overlap is removed through the floorplanner. The second pass places standard cells with all macros fixed. A top-down "correct-by-construction" approach was proposed in [5] that may invoke Parquet many times in intermediate levels. Another algorithm in this class is mPG-ms [6] , which uses simulated annealing to gradually legalize macros and fix them in the intermediate levels of the multilevel optimization. Dragon2005 [7] is a two-pass simulated annealing-based placer. Standard cells and macros are placed together in the first pass. In the second pass, the macros are held fixed, and the standard cells are placed again. To further reduce wirelength, it shifts cells when swapping cells from different rows during detailed placement. The most successful algorithm in this class is the recently published PolarBear [8] , which combines recursive min-cut with an extra legalization step for every placement subproblem generated by the partitioning. With white space at 5%, PolarBear produces placement with wirelength 10% shorter than Capo 9.3, while Fengshui 5.1 often fails to find legal solutions.
The second class of algorithms may leave overlaps between macros and cells after global placement. Most analytical placers, including Kraftwerk [9] , BonnPlace [10, 11, 12] , Aplace [1] , FDP [13] , mPL5 [14] , UPlace [15] , and some mincut-based placers, such as Fengshui [16, 2] , belong to this category. In this case, the detailed placement is expected to remove the overlap, as well as reduce the wirelength. BonnPlace uses a quadratic programming-based approach coupled with quadri-section [10] . To legalize macros, a bottom-up branch and bound search with linear programming (LP) is proposed. Standard cells are evened out between placement regions with a min-cost-max-flow formulation. Further wirelength reduction is achieved by solving a LP formulation on each row. Fengshui [16, 2] uses a greedy scheme that considers simultaneously perturbation of macros and wirelength minimization for legalization. Windows spanning multiple rows for cell permutation are used for wirelength reduction. Domino [17] iteratively improves wirelength by shredding cells into uniform pieces and solving a min-cost-max-flow formulation. UPlace [15] applies zone refinement for both legalization and wirelength reduction purposes. The objective it considers combines wirelength and zone height.
Most macro legalization schemes used in the second class suffer from two limitations. First, they may not produce a legal placement in the end. Second, they may cause a large perturbation to the global placement during legalization, resulting in longer wirelength. Fig. 1 and Fig. 2 show an example of applying Fengshui's legalization scheme on a global placement generated by an analytical placer, mPL6 [3] . The legalized wirelength increases by more than 10% compared to global placement wirelength. In this paper we present XDP, a three-step approach for mixed-size detailed placement. First, a combination of constraint graph and linear programming is used to legalize macros. Then, an enhanced greedy method is used to legalize the standard cells. Finally, a sliding-window-based cell swapping is applied to further reduce wirelength. The impact of individual techniques is analyzed and quantified. Experiments show that when applied to the set of global placement results generated by APlace [1] , XDP can produce wirelength comparable to the native detailed placement of APlace, and 3% shorter wirelength when compared to Fengshui 5.0 [2] . 1 When applied to the set of global placements generated by mPL6 [3] , XDP is the only detailed placement that successfully produces legal placement for all the examples, while APlace and Fengshui fail for 4=9 and 1=3 of the examples. For cases where legal placements can be compared, the wirelength produced by XDP is shorter by 3% on average. Furthermore, XDP displays a higher robustness than the other tools by covering a broader spectrum of examples generated by different global placement tools.
The remainder of this paper is organized as follows: Section II presents each step of our detailed placement algorithm: Section II.A describes the macro legalization step, Section II.B describes the cell legalization step, and Section II.C presents the wirelength reduction step. Section III presents experiment results, and Section IV provides conclusions and future work. 
II. MIXED-SIZE DETAILED PLACEMENT

II.A. Macro Legalization
The first step of our algorithm removes the overlap between macros in the global placement, which can be formulated as the following problem:
Given a set of rectangular blocks, M = fm 1 m 2 :::m n g, pack the blocks within a rectangular region R without overlap. The objective is to minimize the perturbation, i.e., total movement of the blocks from their original locations.
Before a detailed description, we introduce some notations here.
Let m i be the ith macro. Its center coordinate in global placement is (x i y i ). Its width and height is w i and h i respectively. The coordinate of m i after macro legalization is denoted as (x 0 i y 0 i ).
Let the lower left corner of the placement region R be (0 0), the top right corner be (W H ).
Let G h be a directed acyclic graph (DAG). For each macro m i , v hi is the corresponding node in G h . G h has a source node v hs and a sink node v ht .
To represent the constraint that m i should be on the left of m j , a directed edge from v hi to v hj will be inserted into G h .
The edge weight is set to be wi+wj 2 . Our graph definition is similar to those widely used in floorplaning [18] .
For each node in G h , we calculate two values, L(v hi ) and R(v hi ), using Equation 1.
For each edge e ij in G h , we calculate slack(e ij ) using Equation 2.
slack(e ij ) = R(v hj ) L(v hi ) weight(e ij ) 8e ij 2 G h (2) It can be seen that the definitions are analogous to those defined for timing analysis. For each node, we also calculate value disp(v hi ) using Equation 3 . This is to model the potential displacement for each macro.
In the end the total displacement of a constraint graph is defined using Equation 4 .
Similarly, we can define G v and the corresponding values for the vertical direction.
II.A.1. Initial Constraint Graph Generation
Given a global placement, we examine each pair of macros m i and m j , and create a constraint edge between them. The edge can be either horizontal or vertical, depending on the relative locations of m i and m j . Fig. 3 gives three relative locations that we consider. The type of the constraint edges is such that the macros are given the most flexibility in the constraint graphs. The edge weights are assigned accordingly. 
II.A.2. Constraint Graph Adjustment
After the constraint graph construction, we traverse each graph and calculate the longest path. 2 If the longest path exceeds the chip dimension, some of the edges need to be adjusted to reduce the longest path. By adjustment we mean change an edge's direction from horizontal to vertical while keeping its head and tail, 3 or vice versa. In the following discussion, we assume the longest path in G h exceeds the chip width, while the path in G v is within the chip height. 4 Formally, we need to solve the following subproblem:
Given G h with L(v ht ) greater than r, select a subset of constraint edges in G h to move the G v , so that the L(v ht ) after adjustment is reduced, subject to the constraint that L(v vt ) after adjustment should not be greater than H. The objective is to minimize disp(G v ) after the adjustment.
This problem needs to be addressed since identifying the right set of edges for adjustment may not be trivial under certain circumstances. Fig. 4 presents a global placement of macros with dimensions. The dimension of the placement region is 25 10. Fig. 5 (a) presents the G h corresponding to Fig. 4 . Edges in the critical path are highlighted with weights. Since macro 2 and 3 have the same width, we have two converging paths with the same length. Fig. 5(b) gives the corresponding G v . A straightforward method that examines one edge at a time will not pick e 12 , e 13 , e 24 or e 34 for adjustment, since the final longest path will not change. This leaves us with only the choice of e 45 or e 57 . However, adjusting either of them will make the longest path on the Y direction exceed the chip height.
To solve this problem, we extract a subgraph of G h , consisting of edges with zero slack. This graph is similar to that used for timing optimization in logic synthesis [19, 20, 21, 22] . We name this subgraph the zero-slack network of G h . According to this network, another DAG, G c , will be constructed. Each edge and node in the zero-slack network have a corresponding counterpart in G c . For an edge e ij in the network, if adjusting causes the longest path in the Y direction to exceed the chip height, the corresponding edge capacity in G c will be set to +1. Otherwise, the capacity is set using Equation 5 .
The first component is the potential perturbation on m i 's x coordinate because of the constraint edge under consideration.
The second component is the potential perturbation on m j 's x coordinate because of the constraint edge adjustment. To reduce the complexity, we use L(v i ) and R(v j ) before the adjustment, rather than those values after the adjustment. All edges incident on v hs or v ht will be assigned a capacity +1. It can be seen that the definition of edge capacity is set to encourage choosing edges with potentially large slack on the orthogonal direction. A min-cut is then calculated on G c . For each edge in the cut, the corresponding edge in G h will be adjusted. Compared to [23] , instead of permuting the sequence pair and evaluating the impact of the constraint graphs, we operate directly on the graphs, giving us more flexibility and finer granularity in the operations. Furthermore, our basic operations are more targeted to meeting the packing constraints. Fig. 5(c) gives the G c for G h with edge capacity assigned. The solution for this instance is the min-cut formed by e 12 and e 13 . Adjusting this increases the longest path on the Y direction to 9, but is still within the chip height. Fig. 6 gives the final constraint graphs after the adjustment.
The adjustment process iterates until the longest paths in both graphs are shorter than the chip dimension, indicating we have found a set of non-overlapping constraints that can be satisfied. Empirically, it terminates after a few iterations. 5
II.A.3. Macro Coordinate Determination
The constraint graphs and the subsequent adjustment are essentially used to find a set of non-overlapping constraints that can be satisfied. Our next stage is to determine the exact locations of the macros so that the total perturbation on macros is minimized. This can be formulated as the following linear programming problem: 
Here, the dx i and dy i are used to quantify the perturbation of m i . w xi and w yi are positive weights that can be set to either one or the number of connections on each macro. The next two inequalities are derived from the edges in G h and G v .
The last two constraints force the macros to stay with the chip 5 It is possible that the iterations may not find a feasible solution. In reality, we have not observed any instance of failure on the example we tested, even with only 2 to 3% of white space. m7 (6, 6) m1 (4, 4) m2 (2, 4) m3 (3, 4) m4 (9, 6) m5 (4, 6) m6 (3, 6) Fig. 4 . An example of macros with overlap. region. Although the formulation is similar to that in [10, 24] , we do not go through the bottom up branch and bound process, as proposed in [10] . Our constraint-graph-based method helps to prune the search space by following the relative order in the global placement. Furthermore, we only solve the LP after a legal packing of macros is guaranteed, while a LP may be tried for every possible combination of non-overlapping constraints [10] in the worst case. The objective can also be enhanced to consider wirelength by the formulation of Mongrel [25] , as in [26] . To solve the LP, we used a public domain interior-point LP solver, BPMPD [27] .
II.B. Cell Legalization
Following macro legalization, the second step removes the overlap between standard cells. This step is to solve the following problem:
Given a placement where overlap only exists between cells, or cells and macros, remove the overlap between all objects and obtain a legal placement. The objective is still minimization of wirelength.
A greedy heuristic has been proposed for this purpose in [16] , as an extension of [28] for mixed-size placement. A front-end contour designating the leftmost empty site on each row is maintained. Movable objects are traversed in ascending order of the x coordinate. The location of each object is determined by considering the combination of incident wirelength and displacement penalty. The front-end contour is updated after each object is placed. Although it gives a satisfactory result, this method can not guarantee that all the macros can fit within the chip boundary when the legalization finishes. To mitigate this drawback, the global placement of Fengshui takes a conservative approach, packing the macros and cells very tightly to increase the chance of success during legalization [16] . Another alternative by APlace is to iteratively "squeeze" the cell locations and restart cell legalization until a legal soltion is obtained [29] . However, as we will show in Section III, this strategy may not find a legal solution either. We enhanced this method by introducing a back-end contour, which is initialized as the left contour of macros if they are packed to the right. Fig. 7(a) illustrates the initialization of a back-end contour.
Before legalization, all the movable objects are sorted in ascending order of their left boundary. The placeable objects are examined one at a time. If the object is a cell, we scan each row and pick the site between the two contours that gives the shortest wirelength for the nets connected with it. The front-end on the target row is updated. If no site can be found for a cell, it will be temporarily put on its original location with its physical dimension ignored. This will result in cell area overflow in certain regions of the chip, which will be dealt with in the additional step that follows. If the object is a macro, it will only be considered for movement between the interval determined by the two contours. This restriction guarantees legality of macros obtained from II.A. An additional step after each macro legalization is to update the back-end contour of rows that the macro crosses, as shown in Fig. 7(b) .
Depending on the global placement, if cell area overflow remains in certain part of the chip, we partition the chip into regions, and use the min-cost-max-flow formulation in [10, 12] to even out cells between different regions. Each region is represented as a node in a graph. A bi-directional edge is set up between each pair of adjacent regions, as illustrated by Fig 8. The node capacity is the difference between the region area and the total cell area in the region. The unit cost of an edge is the center-to-center distance between the two regions it connects.
Since the edge cost is positive, the final solution has no cycles. A dynamic programming-based method is used to select the cells to move between regions. The occurrence of this situation depends partly on the global placement. Among the 18 examples we tested in Section III, five of them still need this adjustment. However, the wirelength usually increases after this adjustment. 
II.C. Further Wirelength Reduction
After a legal placement is obtained, the last step of our algorithm is to further reduce the wirelength. Here, we use a window spanning a single row or multiple rows and slide it across the chip. We enumerate all the possible configurations and pick the one giving the shortest wirelength of nets connected with the cells. After permutation is finished, the window is slid by half its width. This process is iterated until no further wirelength reduction is possible. This is the same process as that described in [16] .
III. EXPERIMENT RESULTS
In this section we evaluate the effectiveness of our detailed placement, XDP, using ICCAD04-MS. These circuits were introduced in [5] to test the placer's capability to handle macros of different shapes and aspect ratios. Table I describes the characteristics of ICCAD04-MS. All the experiments were done on an Intel Xeon processor with 2.4GHz and 2GB memory. 
III.A. The Effectiveness of XDP
First, we compared the effectiveness of XDP with the detailed placement of Fengshui 5.0 [2] , and APlace [1] . We generated two sets of global placements using APlace and mPL6. 6 Table II lists the overall comparison of the three algorithms on global placements generated by APlace. Column "FWL" gives the final wirelength. Column "RT(s)" gives the runtime. 7 XDP produces results comparable to the native detailed placement of APlace, and 3% shorter wirelength compared to Fengshui. Table III lists the overall comparison of the three algorithms on global placements generated by mPL6. XDP is the only detailed placer that produces legal placement for all the examples, while Fengshui and APlace can not produce meaningful results for 1=3 and 4=9 of the examples, respectively. Furthermore, for those examples where legal results can be compared, XDP produces wirelength 3% shorter than APlace and Fengshui.
III.B. Impact of Individual Techniques
Next, we analyze the impact of each heuristic used in XDP by experimenting with global placements generated by mPL6. We first evaluate the effectiveness of LP during macro coordinate assignment. For comparison purpose, we implemented a greedy method for macro assignment. The nodes in the constraint graph are traversed in topological order, and their coordinates are chosen as the closest location allowed by the constraints. Note that once a macro coordinate is assigned, it will have a ripple effect on its successor's leftmost/lowest allowable coordinate. Table IV summarizes the overall impact of LP. The column "GPWL" gives the global placement wirelength. The column "Greedy" corresponds to the greedy method. Column "LP" corresponds to the LP-based method. Column "FWL" gives the final wirelength. Column "RT(s)" gives the runtime. The LP-based strategy helps to reduce the final wirelength by 1%, and the runtime by 2%.
In Table V we compare two alternative strategies in the cell legalization step. Column "Movable" corresponds to the strategy that allows macros to move when necessary, but only horizontally, as described in Section II.B. Column "Fixed" corresponds to the alternative which fixes macros after the macro legalization step. We list both the final wirelength and the runtime in columns labeled "FWL" and "RT(s)." It can be seen that giving flexibility to macros helps to reduce the final wirelength by 4%. The runtime for the movable strategy is longer by 11%. This suggests that it is useful to give flexibility to macros during legalization when there is plenty of white space in the placement examples. Table VI shows the impact of back-end contour. Without it, only eight of the examples can be legalized successfully without adjusting the macros, because some macros are pushed outside the chip. With back-end contour for budgeting the legal sites on each row, we can legalize all examples.
IV. CONCLUSION AND FUTURE WORK
A three-step mixed-size detailed placement, named XDP, is described in this paper. A combination of constraint graph and linear programming is used to remove the overlap between macros. Standard cells are legalized by an enhanced greedy method. Sliding-window-based cell swapping is applied to further reduce wirelength. The impact of individual techniques is analyzed and quantified. When applied to global placement results generated by APlace, XDP can produce wirelength comparable to the native detailed placement of APlace, and 3% shorter wirelength compared to Fengshui 5.0. When applied to global placements generated by mPL6, XDP is the only detailed placement that successfully produce a legal placement for all the examples, while APlace and Fengshui fail for 4=9 
